Industrial Training in

VLSI Design (RTL using Verilog & FPGA Design Flow) (Live Project) (A Corporate Partner of IIT Delhi)

Training Partners of Cadence Design Systems and Mentor Graphics (Worldwide EDA Giants)

An Initiative by Industry Experts from Cadence, Atrenta & Patni with qualification from IITs and BITS-Pilani

DKOP Labs Pvt. Ltd. Knowledge, Operations and Practices C-53, Lower Ground Floor, Sector – 2, Noida – 201301 Tel: 0120-4276796, 0120-4203797; Tel/Fax: 0120-4274237; Mob: +91-9971792797 Email: [email protected]; Web: http://www.dkoplabs.com

MODULE TOPICS MODULE 1: VLSI DESIGN FLOW 1.

VLSI design flow awareness

MODULE 2: OPERATING SYSTEM - LINUX 1. 2. 3. 4. 5. 6. 7. 8. 9.

Introduction to Linux OS Managing files and directories Securing Files in Linux Managing documents Creating files using the vi editor Automating tasks using shell scripts Using conditional execution in shell scripts Managing repetitive tasks using shell scripts Advanced features – functions, sed, awk, signal and traps

MODULE 3: TCL/TK 1. 2. 3. 4. 5. 6. 7. 8. 9.

Introduction Data types, variables, assignments and expressions Lists, arrays and associative arrays Subroutines or Procedures Control structures File Input and Output The world of regular expressions More on TCL - trace, eval, exec, info, history, format Tk –frame, label , entry, check button, radio button, message box, scales, list box, scroll bar, text, menu, top level 10. Tk – binding, packing, grid, canvas 11. Tk – window manager commands, input focus, selection, update, grab, tkwait 12. Project in TCL-Tk

MODULE 4: ADVANCED DIGITAL DESIGN 1. 2. 3. 4. 5. 6. 7. 8.

Introduction to digital design Number representation, complements and Boolean logic Basic logic gates and logic functions Optimization techniques for logic functions Designing combinational circuits Analysis of combinational circuits like, adders, comparator, multiplier etc. Designing synchronous sequential circuits Analysis of sequential circuits Flip-Flops, registers, counters, and simple processor 9. Designing Asynchronous Sequential Circuits 10. Designing Finite State Machines (FSM) 11. Discussion - Special circuits like LFSR, FIFO, barrel shifter etc. 12. Case study - UART

MODULE 5: VERILOG HDL 1. 2. 3. 4.

Introduction to Verilog HDL Gate-Level modeling Dataflow modeling Operators

5. Data types 6. Modeling timing and delays 7. Behavioral modeling 8. Parameters, tasks and functions 9. Compiler directives 10. System tasks 11. File input/output 12. Switch-level modeling 13. User Defined Primitives 14. Design examples – FSM, ALU, RAM, ROM, UART, Traffic light signal

MODULE 6: SYNTHESIS – FPGA DESIGN FLOW 1. 2. 3. 4. 5.

Introduction to FPGAs and FPGA kits Insight into FPGA Architecture Writing RTL for FPGA flow FPGA Design Flow using Xilinx FPGA Kit and Xilinx Tools Using special FPGA Resources in design a. Block RAM b. DCM (Digital Clock Manager) c. Dedicated arithmetic functions 6. FPGA kit interfacing and configuration a. SSLED b. PS2 Keyboard

MODULE 7: PROJECT WORK 1. 2. 3. 4.

Project Study Design & Implementation using ModelSim simulator environment Presentation Document submission & Evaluation of Project

MODULE 8: SOFT SKILLS 1. 2. 3. 4.

Resume Writing Interview Facing Skills Presentation Preparation & Delivery Aptitude & Company screening test preparation

PROGRAM DETAILS Batches Commence on: January 2nd, 2012 Total Seats

: 48 (24 per batch)

Duration

: Six Months (5 days/week, Mon-Fri, 4 hours/day)

Fees

: Rs 38,605/-(35,000 + 10.3%) per student Rs 5,515/- (5000 + 10.3%) for registration Rs 16,545/-(15000 + 10.3%) on joining Rs 16,545/-(15000 + 10.3%) in 2nd month

TOOLS Our labs are equipped with State-of-the-art Mentor Graphics EDA Tools, Windows/Linux based Open-Source EDA tools and demo versions of some industry tools. • Verilog Design & Simulation Tools • Open-Source SPICE Simulation Tools • Xilinx ISE for FPGA flow • MATLAB

BENEFITS FOR THE STUDENTS • Helps you in understanding the practical and industrial applications of academic curriculum • Build your knowledge to develop innovative projects during their final year of engineering • Enhances the Skill-Set in your resume for better placement prospects within the semiconductor industry • Helping build knowledge and expertise for the aspirants of higher studies abroad to face the stiff competition from students of other countries • Build your confidence through hands on exposure to various tools & technologies

DKOP TEAM • Manu Lauria: o Qualification: M.Tech. in Computer Science & Engineering from IIT Delhi (1989-90) and B.Tech. in Electrical Engineering from IIT Delhi (1980-1985) o Experience: More than 22 years in the Industry with 18 years in the Semiconductor industry at Cadence Design Systems and 4 years at ONGC. Rich experience in EDA software tools development - responsible for many products from concept to reality. Was part of the core leadership team of Cadence’s Noida Center for 13 years. Has managed or been part of teams that developed products in the areas of Synthesis, Simulation, Custom IC Design, Rule checking, Model Development & Web based component/design management.

• Sandeep Gupta: o Qualification: M.Tech. in Computer Applications from IIT Delhi and M.Sc. Mathematics from IIT Delhi o Experience: More than Eighteen years in Semiconductor industry with Thirteen years in Cadence Design Systems. Have worked in the R&D of HDL Simulation tools and Virtuoso platform. Highly experienced in developing Software for Engineering Applications in addition to EDA tools. Proficient in C,C++, Perl, TCL-Tk languages as well as HDLs like VHDL, Verilog & SystemVerilog.

• Devender Khari: o Qualification: M.E. Computer Science from BITS, Pilani and B.Tech in Computer Engineering from Shivaji University. o Experience: More than 11 years of experience in software and EDA industry with 8 years in Cadence Design Systems. Have worked in the R&D of OrCAD suite of tools, Allegro Design Editor and Virtuoso Composer. Expert in developing Software for Engineering applications as well as Web Technology and Mobile based applications. Proficient in C, C++, PHP, .NET and JAVA Languages.

• Chandrakant Sakharwade: o Qualification: M.Tech. in Advanced Electronics from IIT Chennai (1978) and B.Tech. in Electronics & Communication Engineering from Visvesvaraya Regional College of Engineering (1976) o Experience: More than 31 years of professional experience. Have worked as Engineering Manager with increasingly responsible positions in Engineering Design, Project Management and Engineering Management in Telecom, Embedded Systems, Electronic Component Databases (Content), and Electronic Design Automation (EDA) and Product Engineering Services domains. Applied engineering principles for successful development of multiple products and content. Have worked at Patni Computer Systems, Cadence Design Systems, Aspect Development, C-DOT & Tata Institute of Fundamental Research.

• Ajay Sharma: o Qualification: M.Sc. In Electronic Science from Electronic Science Department, Kurukshetra University(2003) o Experience: 6+ years of Research Experience in the field of ASIC Design. Spent 3 years in research on Smart Sensor ASICs at SRL, University of Warwick, UK. Contributed in the whole flow from Circuit Design to Tapeout. Handled MIT (Ministry of Information Technology) initiative project, SMDP-II, at NIT, Jalandhar for year and a half. Played an instrumental role in taking designs from Circuit to Layout. Guided Masters and Bachelors Projects.

• Ravi Bhardwaj: o Qualification: B.Tech. In ECE from Lovely Professional University (2011), DKOP Labs Certification in Embedded Systems (2010) o Experience: Started his career at DKOP Labs as Software Engineer. Handling multiple projects in Embedded and Systems Programming domain. Working on R & D Project of developing a low cost FPGA Development Kit.

• Abhishek Goel: o Qualification: B.Tech In Electronics and Communication Engineering from MMEC, Mullana o Experience: 2+ years of experience in Embedded System and Robotics. Handling multiple projects in Embedded and Robotics

• Jagmeet Singh Kwatra: o Qualification: MCA from PTU, Punjab, ‘A’ Level Certification from DOEACC, New Delhi o Experience: 11+ years of experience in Software Development. Have worked at ARX Analytics & Advisory Pvt. Ltd., DA Mobile Ware Pvt. Ltd., Adroit Business Solutions Pvt. Ltd., ICOS Vision Systems, Xerox PARC, etc.

• Jatin Garg: o Qualification: B.Tech In Electronics and Communication Engineering from MMEC, Mullana o Experience: Started his career at DKOP Labs as an Embedded Engineer. Handling multiple projects in Embedded and Robotics

• Vinit Saddyan: o Qualification: B.Tech In Electronics and Communication Engineering from MMEC, Mullana o Experience: Started his career at DKOP Labs as an Embedded Engineer. Handling multiple projects in Embedded and Robotics

DKOP PLACEMENTS Companies where we have placed our students ST MICROELECTRONICS, GREATER NOIDA Kavita Sharma, Banasthali University

CADENCE DESIGN SYSTEMS, NOIDA Sorabh Dung, LIT, Lovely Professional University Ruchi Mittal, CDAC

Rachna Raj, Banasthali University Saloni Goel, Banasthali University Sachin Kumar, LIT, Lovely Professional University Jupinder Kaur, LIT, Lovely Professional University Manvi Goel, Banasthali University Balveer Singh Koranga, GB Pant Engineering College, Pauri, Uttaranchal Dilpreet Singh, Lovely Professional University Mayank Pandey, ITS Engg College, Greater Noida Utkarsh Kumar, Lovely Professional University

MENTOR GRAPHICS, NOIDA Vikas Tomar, ITM, Gurgaon Jitendra Aggarwal, Amity University, Noida Sonam, DCR Univ Sc Tech, Murthal Sweety, Maharja Agarsen Institute of Technology, Delhi

MASAMB, NOIDA Rishabh, Maharja Agarsen Institute of Technology, Delhi Pawan, Maharja Agarsen Institute of Technology, Delhi

AGNISYS, NOIDA Sandeep Thakur, Lovely Professional University Amit Kapoor, SSIET, Dera Bassi Nitin Ahuja, BSAITM, Faridabad Rohit Singh Bhadan, BSAITM, Faridabad

NSYS, DELHI Nidhi Gupta, M.P.C.T., Gwalior Prishkrit Abrol, DAVIET, Jalandhar Pankaj Talwar, LCET, Ludhiana Richa, Banasthali University Mamta Rana, Jiwaji University

CIRCUITSUTRA TECHNOLOGIES, NOIDA Parvinder Pal Singh, Lovely Professional University Navya Prabhakar, GTBIT, GGS IP University, Delhi

DKOP LABS, NOIDA Rahul Kumar, Rai University Pushpinder Singh, SVIET – Banud Amitav Banerjee, UPTU Ravi Bhardwaj, Lovely Professional University

RF SILICON, NOIDA Nirmal Singh, UPTU

HP, BANGALORE Hariom Pandey, UPTU

SASKEN, BANGALORE Sumit Gupta, Thapar - Patiala Sumit Kumar, Thapar - Patiala

PHOENIX, NOIDA Akhilesh Singh, Jiwaji University

RELIANCE, PUNE Ajay Gupta, Jiwaji University

OM NANOTECHNOLOGY, GREATER NOIDA Mohammed Sharique, Jiwaji University

UNIVERSITIES IN USA, CANADA & GERMANY Smriti Gurung Subeg Singh Binipal Wadhwa Hasan Karkara Note: Our competitors also hire our graduates!

RECOMMENDATIONS 1. Mr. Jitin Sahni Manager, HR & Recruitment Freescale Semiconductors, Noida

6. Mr. Sanjay Chakravarty VP, ITAAS Inc Noida

2. Mr. Harish Pandey Marketing Head AMDL, Bangalore

7. Dr. S.N. Saran Director GNIT, Greater Noida

3. Mr. Upender Bhati Marketing Head AEM India Pvt. Ltd., Noida

8. Prof. Bhupinder Verma Dean, Lovely Professional University, Jalandhar

4. Mr. Anupam Bakshi CEO, AgniSys Noida

9. Dr. Seema Verma Associate Professor Banasthali University, Rajasthan

5. Mr. Umesh Sisodia CEO, CircuitSutra Technologies Noida

10. Prof. Dhiraj Gupta Dean & HOD, ECE GNIT, Greater Noida

DKOP TOUCHED FOLLOWING COLLEGES We have conducted on-campus programs (Workshops/Trainings/Conferences) at following colleges: 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. 22. 23. 24. 25. 26. 27. 28. 29. 30. 31. 32. 33. 34. 35. 36. 37. 38. 39. 40. 41. 42. 43. 44.

LOVELY PROFESSIONAL UNIVERSITY, PHAGWARA BANASTHALI UNIVERSITY, RAJASTHAN GREATER NOIDA INSTITUTE OF TECHNOLOGY, GREATER NOIDA NIT, JALANDHAR VISHWESHVARYA INSTITUTE OF ENGINEERING & TECHNOLOGY, DADRI DAV INSTITUTE OF ENGG & TECH, JALANDHAR LIET (LAXMI DEVI INSTITUTE OF ENGINEERING & TECHNOLOGY), ALWAR KUMAON ENGINEERING COLLEGE, DWARAHAT GB PANT ENGG COLLEGE, PAURI INSTITUTE OF TECHNOLOGY, PANTNAGAR BS ANANGPURIA, FARIDABAD SSIET, PATTI SACHDEVA COLLEGE OF ENGG, MATHURA COLLEGE OF ENGG, ROORKEE SHEKHAWATI ENGINEERING COLLEGE ST. MARGARET ENGG. COLLEGE, NEEMRANA ITM, BHILWARA YMCA, FARIDABAD CHITKARA INSTITUTE OF ENGG & TECH, RAJPURA GRAPHICS ERA UNIVERSITY, DEHRADUN MITRC, ALWAR SIDDHI VINAYAK, ALWAR NC COLLEGE OF ENGG, PANIPAT BITS, BHIWANI SRI SUKHMANI INSTITUTE, DERABASSI SVIET, BANUD LUDHIANA COLLEGE OF ENGG & TECH DESHBHAGAT ENGG COLLEGE RAI UNIVERSITY, FARIDABAD COLLEGE OF ENGG & TECH, KAPURTHALA RIET, JAIPUR ITS, GREATER NOIDA LORD KRISHNA COLLEGE OF ENGINEERING, GHAZIABAD G L BAJA INSTITUTE OF TECHNOLOGY & MANAGEMENT, GREATER NOIDA GREEN HILLS COLLEGE OF ENGINEEING, SOLAN SKYLINE INSTITUTE OF ENGINEERING & TECHNOLOGY, GREATER NOIDA NIET, GREATER NOIDA IPEC, GHAZIABAD SURESH GYAN VIHAR UNIVERSITY, JAIPUR RIMT, SIRHIND LINGAYA UNIVERSITY, FARIDABAD VITS, GHAZIABAD ABES, GHAZIABAD HITECH, GHAZIABAD

Industrial Training VLSI Design -

(Live Project). (A Corporate Partner .... Visvesvaraya Regional College of Engineering (1976) o Experience: .... UNIVERSITIES IN USA, CANADA & GERMANY.

207KB Sizes 0 Downloads 198 Views

Recommend Documents

Junior Instructor -Mechanic Industrial Electronics - Industrial Training ...
(o 6A @) o.4A. lt. A wd biad ... @1l hs .n op.n voriase : (c) r.5v ... Displaying Junior Instructor -Mechanic Industrial Electronics - Industrial Training.pdf. Page 1 of ...

industrial training report
I am grateful to the Almighty by His grace I managed to undergo industrial training in. SBJ Binajaya Development Sdn Bhd for ten weeks starting from 9 July to 16 September as required by the faculty for students with a Bachelor of Civil Engineering (

VLSI DESIGN COURSE HANDOUTS.pdf
There was a problem previewing this document. Retrying... Download. Connect more apps. ... VLSI DESIGN COURSE HANDOUTS.pdf. VLSI DESIGN COURSE ...

introduction to vlsi design
possible due to good digital system design and modeling techniques. 1.2 ..... to them. Verilog as an HDL was introduced by Cadence Design Systems; they.

EC6612-VLSI DESIGN-LABORATORY- By EasyEngineering.net.pdf ...
Page 3 of 75. EC6612-VLSI DESIGN-LABORATORY- By EasyEngineering.net.pdf. EC6612-VLSI DESIGN-LABORATORY- By EasyEngineering.net.pdf. Open.

Industrial Training Final Report Hardware & Networking.pdf ...
Industrial Training Final Report Hardware & Networking.pdf. Industrial Training Final Report Hardware & Networking.pdf. Open. Extract. Open with. Sign In.

Junior Instructor-Network Technician-Industrial Training Department ...
Junior Instructor-Network Technician-Industrial Training Department.pdf. Junior Instructor-Network Technician-Industrial Training Department.pdf. Open. Extract.

Junior Instructor-Network Technician-Industrial Training Department.pdf
There was a problem previewing this document. Retrying... Download. Connect more apps... Try one of the apps below to open or edit this item. Main menu.

Multi-Operation Cryptographic Engine: VLSI Design ...
and the ANSI X9.17 standards. ... DES, Triple DES and ANSI X 9.17 Standards .... last procedure is needed to update the value of register V for security reasons.

ece 559 mos vlsi design voltage overscaling by ...
ECE 559 MOS VLSI DESIGN. VOLTAGE OVERSCALING BY ... Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN ... observations and learning in the project. The bus diagrams .... technology. The Spice ...

PDF Digital VLSI Chip Design with Cadence and ...
Title : PDF Digital VLSI Chip Design with Cadence q and Synopsys CAD Tools Full eBook isbn : 0321547993 q. Book synopsis. Digital VLSI Chip Design with ...

cmos vlsi design 4th edition pdf
Retrying... Download. Connect more apps... Try one of the apps below to open or edit this item. cmos vlsi design 4th edition pdf. cmos vlsi design 4th edition pdf.

Power Distribution Network Design for VLSI BEST ...
Distribution Network Design for VLSI provides detailed information on this critical component of circuit design and physical integration for high-speed chips.