iSBC™550 ETHERNETTM COMMUNICATIONS CONTROLLER • Meets the version 1_0 tri-corporate Ethernet specification

• Easy-to-use MULTIBUS® interprocessor protocol supported in firmware

• Ethernet data link layer support • Data encapsulation • Framing and packet control • Buffer management

• Power-up confidence test assures integrity of on-board memory and programmable LSI

• Ethernet physical link layer support • Serial/deserialization • 10 Mbits per second data rate • CRC generation/check • Carrier-sense mUltiple-access with collision detection (CSMA/CD) • Transceiver interface compatibility

• Traffic, errors and collision information maintained for network management • Excellent foundation for Ethernet local area· end-to-end network

The iSBC 550 Ethernet Communications Controller meets the tri-corporate (DEC, Xerox, Intel) specification for Ethernet local area networks. All the functions of the Ethernet data link layer and physical link layer are provided on two 6.75 x 12" circuits boards and associated firmware. The MULTIBUS compatible controller can be utilized as .the foundation for a single board computer (iSBC)-based Ethernet local area network or as a prototype for Intel® 8085, iAPX™ 88, or iAPX 86 component-based Ethernet applications. The iSBC 550 controller's firmware (supplying the Ethernet and system interface) has an easy-to-use MULTIBUS InterprocessorProtocol (MIP) facility, which is readily accessed from anotheriSBC Board using a custom run-time software system or Intel's iRMX™ 80/88/86 Real-Time Executive software and the iMMX™ 800 (MULTIBUS Message Exchange) software package. The Ethernet data link functions are divided between the processor board which provides the data link layer's software to control the data encapsulation and the link management, and the serial/desei'ialization (SerDes) board which provides the 10-MBit per second serial interface to the Ethernet transceiver.

The following are trademarks of Intel Corporation and may be used to describe Intel products: CREDIT, Index, Insile, Intellec, Library Manager, Megachassis, Micromap, MULTIBUS, PROMPT, UPI, /iScope, Promware, MeS, ICE, iRMX, iSBC, iSBX, MULTIMODULE, les, iAPX and iMMX. Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.

© INTELCORPOAATION, 19B1 -EthernetTM is a trademark of Xerox Corporation

9-12

June, 1981

143882

associated data), and the required Ethernet information.

FUNCTIONAL DESCRIPTION The iSBC 550 Ethernet Communications Controller is a two-board MULTI BUS-compatible set that offers high-speed Ethernet-compatible data transfer between digital devices operating at a 10-Mbit per sec data rate_ The iSBC 550 controller can effectively support the needs of local area network applications, . such as office automation, distributed data processing, factory data collection, research data collection, intelligent terminal and other EDP-related products_

(14 byles) (1 byle) (7 byles)

iSBC 550 { RESERVED DATA CONTROLLER COMMAND INFORMATION RESERVED DATA DESTINATION ETHERNET { SOURCE INFORMATION TYPE DATA

(6 byles) (6 byles) (2 byles) (46-1500 byles)

Figure 1. Data Link for SUPPLYBUF Command Format·

Ethernet Specification

Shown in Table 1 are eight external Ethernet controller commands available to a user's application via the MIP interface. The commands manage the Ethernet multicast address recognition, message type connection, message flow, and overall network statistics.

The Ethernet network is a local area network concept that is jOintly being supported by Intel Corporation, Digital. Equipment Corporation, and Xerox Corporation. The network is designed to link systems over a distance of up to 2500 meters using an available 50-ohm coaxial cable. Several hundred stations may be connected to the cable which supports a data rate of 10 Megabits per second. The data is encapsulated in a packet message format. The data signal is a base-band, Manches"ter-encoded type that is self-synchronizing.

Table 1_ External Controller Commands Command

The jointly developed Ethernet speCification, "The Ethernet, A Local Area Network Data Link Layer and PhYsical Link Layer Specification, Version 1.0, September 30, 1980", precisely defines the two lower layers of a local area network architecture where the system is a series of independent layers. The lowest layer, the physical link layer, is concerned with coaxial cable interface. The data link layer supports the peer protocol's statistical contention resolution (CSMA/CD) and link management functions. All additional network layers are defined by the user during the implementation of the application-specific layers.

Function

CONNECT

Indicates the data link message TYPE to be connected to user program.

DISCONNECT

Disconnects the data IinkTYPE from the user's application.

ADDMCID

Adds a multicast ID for recognition.

DELETEMCID

Delete the specified multicast ID.

TRANSMIT

Transmit a data packet to the Ethernet link.

SUPPL YBUF

Supplies a buffer for packet reception from the Ethernet link ("receive" function).

READ

Read the statistical variables maintained by data link layer.

READC

Read and clear the statistical variables.

Ethernet Data Link Layer Support

Ethernet Physical Link Layer Support

The iSBC 550 processor board provides the data link layer's software to control the data encapsulation and the link management, including frame delimitation, address handling, error detection, and collision handling. After the iSBC 550 processor board is initialized upon system start-up or reset, the data link firmware is ready to service the local area network commands. An example of a command structure sent the iSBC controller to receive a packet of data from the Ethernet link is shown in Figure 1. The message passed via the MIP (MULTIBUS Interprocessor Protocol) interface is composed of two parts, the iSBC 550 controller information (including the command and

The Serialization/Deserialization (SerDes) board provides the required electrical characteristics of the physical link layer of the Ethernet architecture for a transceiver interface. The transceiver is a device physically attached to the coax cable which does signal conditioning for transmitting and receiving. Many major functions are controlled by the SerDes board. These functions include serialization/deserialization, packet framing, Manchester encoding/decoding, transmit data flow control, receive data flow control, destination address decoding for received message, CRC generation and 9-13

AFN·01979A

checking, and diagnostics for CRC error, loopback, transmit timeout, and CSMA/CD (CarrierSense Multiple-Access with Collision-Detection)_

and error totals. This information can be effectively utilized by the user's application to understand the network's operation.

Easy·To·Use Interface One of the iSBC 550 controller boards is an iAPX 88-based processor board which has firmware support for the user's application interface. The programmatic interface utilizes the MULTIBUS Interprocessor Protocol (MIP) interface to the processor board. This interface is concerned with the message-passing protocol between multipleprocessors. The iMMX 800 (MULTIBUS Message Exchange) software supports the MIP interface and offers a convenient quick-start method for users of Intel's iRMX 80, iRMX 88 executives and iRMX 86 operating system products for an Ethernet-based application.

Confidence Test An effective diagnostic function is implemented in firmware on the processor board. This function is invoked at system initialization during both power-up and system reset time. These functions include: packet CRC checking, memory test, controller loopback, and other error tests. The tests provide a fundamental level of controller integrity.

Network Statistics Statistics maintained by the data link firmware include packet traffic counts, collision information

End·To·End Networking Foundation The iSBC 550 controller provides the foundation data link layer and the physical link layer for a local area network architecture. Typically, the higher levels are user-defined and include the transport and the session control layers. The transport control layer is concernedwitti the endto-end communications and the virtual channel connection via a port-to-port address. The session control layer provides the process-to-process control function which includes symbolic name binding and the establishment of the virtual connection via the transport control layer. In addition, the session control provides the specific error and recovery control responsible for message delivery. The higher levels of the 10caJ area network architecture (see Figure 2) which use the data link layer are outside of the Ethernet standard, but can be implemented quickly on companion iSBC boards (e.g., iSBC 80/24, iSBC 88/25, iSBC 86/12A) running under the iRMX 80/88/86 Real-Time Multitasking Executives, respectively, and associated iMMX MULTIBUS Message Exchange (iMMX. 800) software. Special iSBC 550 device driver software compatible with the iRMX 86 and iRMX 88 file systems is provided in the iMMX 800 package.

_g~"L~_----:::b:::;SS:::SS=::j__

I I

TRANSCEIVER~

TRANSMIT AND RECEIVE FUNCTION

TRANSCEIVER CABLE 50 melers MAX. ~ (LESSSERDES CABLE)

SEA DES TO

TRANSCEIVER CABLE~ 0.55 meter

ENCODE AND iRMX 88 OR iRMX 86 MMX SOFTWARE

+

DECODE FUNCTION CSMAICO 10 Mbit/sec

isec

550

SERDES BO~RD

isac 550 ETHERNET

iSBC

801iri,JO

I

LINK MANAGEMENT lRMX 80

86/05

86112A 88125 88140

CONTROLLER

FUNCTION DATA ENCAPSULATION FUNCTiON

iSBC 550 . CONTROLLER PROCESSOR

BOARD

MIP INTERFACE (STATION INTERFACE)

MUlTIBUS INTERPROCESSOR PROTOCOL(MIP)

Figure 2. Ethernet Architecture and Implementation

9-14

AFN-01979A

SPECIFICATIONS

SerDes to Transceiver Cable

Memory Addressing Capability

Length - 0.55 meter (22 in.). Four pair twistedwire cable with SerDes connector and transceiver interface connector.

MULTIBUS System Bus -

(OOOOO-EFFFF)

Ethernet 1/0 Channels

Electrical Characteristics

One Ethernet electrically-compatible transceiver line on the SerDes board.

Power requirements for both boards + 5 VDC @ 9.0A max. + 12 VDC @ 0.5A max.

Interface Specifications MULTIBUS System Bus patible.

Environmental Characteristics

All signals TTL com-

Operating Temperature -

Transceiver - All signals Ethernet specifications transceiver compatible.

Relative Humidity tion)

Serial Communications Characteristics

Connectors

Bit Serial Frame - Provides 64-bit preamble, 48-bit destination address, 48-bit source address, 16-bit type, 46-1500 bytes for data, and a frame check sequence of 32 bits.

Interface MULTIBUS System SerDes Edge Connector Transceiver

Ethernet Network Specifications Supported Coax Cable Length - 500-meter max. Transceiver Cable Length - 50-meter max. Number of Stations - 100 max. Baud Rate - 10-Mbitlsec

O°C to 55°C

To 90% (without condensa-

Pins Centers (in_) (qty)

Mating Connectors

86

0.156

Viking 2KH43/9AMK12

10

0.1

AMP 87631-5 Housing AMP 87195-9 Pins

15

0.1

Cinch Type DA51220-1

Reference Manuals 121746 -iSBC 550 Ethernet Communications Controller Hardware Roference Manual (NOT SUPPLIED) .

System Clock 5.00 MHz, ±0.1%

Physical Characteristics (Both Boards)

121769 - The Ethernet Communications Controller Programmer's Reference Manual (NOT SUPPLIED)

Width Height Depth Weight -

Manuals may be ordered from any Intel sales representative, distributor office or from Intel literature Department, 3065 Bowers Avenue, Santa Clara, CA 95051.

12.00 in. (30.48 cm) (each board) 6.75 in. (17.15 cm) (each board) 0.5 in. (1.27 cm) (each board) 3.5 Ib (1.6 kg) (both boards)

ORDERING INFORMATION Part Number

Description

SBC 550

Ethernet Communications Controller for 10 Mbitlsec coaxial transmission. Includes Ethernet data link control software and cable to transceiver.

9-15

SBC 550.pdf

TRANSCEIVER SEA DES. CABLE~ TO I 0.55 meter. isec 550. SERDES BO~RD. iSBC 550 . CONTROLLER PROCESSOR. BOARD. MUl TIBUS INTERPROCESSOR PROTOCOL(MIP). Figure 2. Ethernet Architecture and Implementation. 9-14. isac 550. ETHERNET. CONTROLLER. AFN-01979A. Page 3 of 4. SBC 550.pdf.

566KB Sizes 2 Downloads 242 Views

Recommend Documents

SBC 337 SBC 337A.pdf
recognizing and executing NDP numeric instructions. as they are fetched by the host CPU. This interface. allows concurrent processing by the host CPU and the.

SBC 680 SBC 681.pdf
switching power supply provides sufficient current at all voltage levels to power most manufacturers'. drives, as well as furnishing the standard MULTIBUS system bus voltages to the iSBC boards in the. package's cardcage. The appearance of the packag

SBC 300A SBC 304.pdf
There was a problem previewing this document. Retrying... Download. Connect more apps... Try one of the apps below to open or edit this item. SBC 300A SBC ...

SBC 215G.pdf
Floppy Disk Controller and the. iSBXTM 217C 1/4" Tape Controller. The Intel iSBC® 215 Generic Winchester Controller Kit supports up to two 5.25" Winchester ...

July SBC Agenda.pdf
Page 1 of 1. THE STATE OF WYOMING. STATE BUILDING COMMISSION. Governor Matthew H. Mead, Chairman. Max Maxfield, Secretary of State. Cynthia I. Cloud, State Auditor Mark Gordon, State Treasurer. Cindy Hill, Superintendent of Public Instruction. STATE

SBC 519.pdf
specified devices via the 1/0 edge connector (3 lines), or. interval timer (1 line). Interval Timer. Output Register - Timer interrupt register output is. cleared by an output instruction to I/O address XE or. XF1. Timing Intervals - 500, 1,000, 2,00

SBC 215G.pdf
215 Generic Winchester Controller to interface. to two 5.25" Winchester drives utilizing the. Seagate ST506/412 interface. The data separa- tor converts data from MFM (modified frequen- cy modulation) format to NRZ (non-return to zero). format for re

SBC 80-10B.pdf
Page 2 of 7. iSBC 80/10B. FUNCTIONAL DESCRIPTION. Intel's powerful 8-bit n-channel MOS 8080A CPU,. fabricated on a single LSI chip, is the central.

SBC 660.pdf
iSBC computers and expansion. boards. • Heavy duty power supply with all. standard iSBC voltages. • Compatible with all Intel single board. computers.

SBC Policies Overview.pdf
Complex. Emerson Building Auditorium. Approval by SBC Secretary. SBC advised of all activities. Use. of Auditorium--available for Use by Agencies or Agency.

SBC 094.pdf
volatile RAM memory expansion. through the MULTIBUS. • 4K bytes of low power static CMOS. RAM memory. • On·board power· fail interface logic.

SBC 208.pdf
Shugart SA 850/800 CDC 9409. Perlee FD650 MPI 51/52/91/92. CDC 9406-3. Diskette-Unformatted IBM Diskette 1 (or equiv- alent single-sided media); ...

SBC 635.pdf
input power connectors on ISSC 604 Modular Cardcage/Backplane. assembly. Two connectors are provided. Physical Characteristics. Height - 3.19 in. max ...

SBC CSM-001.pdf
MUL TIBUS@ II Parallel System Bus Diagnostics with LED Indicator and. Clock Generation for all Agents Error Reporting Accessible to Software. Interfaced to ...

SBC 86-35.pdf
system performance ideal for applications, such as robotics, process control, medical. instrumentation, office systems, and business data processing.

2017 SBC - Gold Plan.pdf
Out-of-Network Provider. (You will pay the most). Limitations, Exceptions & Other. Important Information. If you need drugs to treat. your illness or condition. More information about. prescription drug coverage is. at www.bcbsvt.com/rxcenter. Generi

SBC 80-04.pdf
terminators to provide the required sink current, polar·. ity, and drive/termination characteristics for each appli·. cation, The 22 programmable I/O lines and signal ground. lines are brought out to a 50·pin edge connector that. mates with flat,

SBC WHA 2800.pdf
$250/visit, after deductible. (Facility); No charge, after. deductible (Professional). Not covered None. 4 of 10. 03.29.2016. Page 4 of 10. SBC WHA 2800.pdf.

SBC Report & Annex Material.pdf
regulatory authorities, and to the UK Financial Services Ombudsman from 2004 onwards. The problems and apparently insurmountable technological and ...

IVC SBC Wrap-Around Plan.pdf
There was a problem previewing this document. Retrying... Download. Connect more apps... Try one of the apps below to open or edit this item. IVC SBC ...

SBC 186-100.pdf
The iSBC 186/100 Single Board Computer is a member of Intel's family of microcomputer modules that. utilizes the advanced features of the MUL TIBUS® II system architecture. The 80186-based CPU board takes. advantage of VLSI technology to provide eco

Encontro SBC 2017.pdf
There was a problem previewing this document. Retrying... Download. Connect more apps... Try one of the apps below to open or edit this item. Encontro SBC ...

SBC WHA Premier 20.pdf
Page 4 of 8. SBC WHA Premier 20.pdf. SBC WHA Premier 20.pdf. Open. Extract. Open with. Sign In. Main menu. Displaying SBC WHA Premier 20.pdf.

SBC 80-04.pdf
Whoops! There was a problem loading this page. SBC 80-04.pdf. SBC 80-04.pdf. Open. Extract. Open with. Sign In. Main menu. Displaying SBC 80-04.pdf.