Shri Vaishnav Vidyapeeth Vishwavidyalaya Dual Degree(B.Tech.+MBA)(Computer Science and Engineering) Choice Based Credit System (CBCS) SEMESTER- -VII I SEMESTER TOTAL MARKS
Teaching Scheme/Week CREDITS
Examination Scheme
1
DBTCS701
Compiler Design
60
20
20
30
20
3
1
2
5
150
2
DBTCS702
Internet of Things
60
20
20
30
20
3
1
2
5
150
3
DBTCS703
Object Oriented Analysis And Design
60
20
20
30
20
3
1
2
5
150
4
DBTCS710
Elective-III
60
20
20
0
0
3
1
0
4
100
5
DBTCS720
Elective-IV
60
20
20
0
0
3
1
0
4
100
6
DBTCS706
Industrial Training
0
0
0
0
50
0
0
2
1
50
7
DBTCS707
Major Project Phase-I
0
0
0
60
40
0
0
4
2
100
300
100
100
150
150
15
5
12
26
800
PRACTICAL
THEORY S. No.
COURSE CODE
COURSE NAME Two End Sem Term University Exam Exam (60%) (20%)
Elective-III
Teachers Assessment* (20%)
End Sem University Exam (60%)
Teachers Assessment* (40%)
Th
T
P
Elective-IV
DBTCS711
Natural Language Processing
DBTCS721
Simulation and Modelling
DBTCS712
Network Security
DBTCS722
Soft Computing
DBTCS713
Wireless Sensor Networks
DBTCS723
Enterprise Resource Planning
*Teacher Assessment shall be based following components: Quiz/Assignment/Project/Participation in Class, given that no component shall exceed more than 10 marks.
Scheme-SVIIT-CSE-DD_28B.Tech_2BMBA_29-CSE-VII.pdf
Scheme-SVIIT-CSE-DD_28B.Tech_2BMBA_29-CSE-VII.pdf. Scheme-SVIIT-CSE-DD_28B.Tech_2BMBA_29-CSE-VII.pdf. Open. Extract. Open with. Sign In.