’

JUP – 153

*JUP153*

II Semester M.E. (Electronics & Communication Engg.) Degree Examination, January/February 2014 (2K9 Scheme) EL-214 : DSP ALGORITHMS AND ARCHITECTURE Time : 3 Hours

Max. Marks : 100

Instruction : Answer any five full questions. 1. a) Explain clearly the down sampling and upsampling in multirate signal processing. Show that decimator and interpolators are linear and time variant.

10

b) Design FIR filter filter using Hamming window for the desired frequency response ⎧ −j 3w , ⎪e H d (e jw ) = ⎨ ⎪ 0, ⎩

π ≤ | ω |≤ π 4 −π π ≤ω≤ 4 4

10

2. a) Derive the spectrum of the output of an interpolator and discuss aliasing effect.

10

b) Design direct form and polyphase structure of FIR interpolator using Z-transform for a factor of 4 and N = 12.

10

3. a) Derive alias free condition in two channel quadrature mirror filter bank.

10

b) Explain LMS and RLS algorithms and derive error equations. 4. a) Discuss the properties of wavelet transform.

10 10

b) Explain the decomposition of subbands in DWT and advantages of DWT over DFT. 10 5. a) Show that FIR differentiator is antisymmetric with N = 7.

10

b) Design Chebyshev IIR filter using IIT to satisfy the following specifications. i) Passband gain of 0.9 at 0.35 π radians 10 ii) Stop band attenuation of 0.24 at 0.5 π radians. P.T.O.

*JUP153*

JUP – 153 6. a) Compute circular convolution using DITFFT algorithms for x1(n) = δ(n) + δ(n − 1) + 2δ(n − 3) and

x2(n) = u(n) – u(n – 3).

10

b) Explain folding transformation in detail.

10

7. a) Explain DSP based modern radar system with block diagram and applications of radar signal processing. 10 b) Discuss image compression techniques using DCT and DWT. 8. a) Explain the internal architecture of DSP processor. b) Explain fast convolution algorithm and unfolding algorithm. ———————

10 10 10