IV Semester M.Sc. Degree Examination, June/July 2014 ELECTRONIC SCIENCE EL-401 : VLSI Technology Time : 3 Hours
Max. Marks : 80
Instructions : 1) Part – A : Answer all questions. 2) Part – B : Answer any four full questions. PART – A
(4×5=20)
1. Compare CMOS and BiCMOS technologies. 2. Compare the performance of an NMOS inverter with a CMOS inverter. 3. Define sheet resistance. Determine the resistance of the transistors in a CMOS inverter. 4. Write a note on CMOS domino logic circuits. 5. Why is testing important in ICs ? Write a note on design for testability. PART – B 6. a) Using band diagrams explain what is meant by inversion layer in MOS transistors.
5
b) Give the expression for threshold voltage. Explain each term.
4
c) For a p substrate doping Na = 1015 cm–3, calculate the threshold voltage. DATA: ε r (silicon) = 12, ε r (oxide) = 4, tox = 90A°, ni = 1.5*1010 cm–3, ε 0 = 8.85*10–14 F/cm.
6
7. a) Sketch the CMOS transistor level schematic for computing the function
y = (A + B).C . Draw the stick diagram.
6
b) Give the truth table of a 4-input multiplexer. Draw the circuit with transmission gate.
5
c) What are design rules ? Explain λ based design rules. What are the merits and demerits of λ based rules ?
4
P.T.O.
PG – 412
-2-
*PG412*
8. a) Explain clearly how inverters are cascaded to drive large capacitive loads. Calculate the delay for a chain of N CMOS inverters. b) An off chip capacitance of 3pF is to be driven by CMOS inverters. Calculate the number of stages. Draw the circuit and clearly indicate the dimensions of the transistors. Assume Cg = 0.06 pF. Calculate the delay.
7
8
9. a) From first principle determine the effect of scaling on the following : i) Current density ii) Gates/unit area iii) Power dissipation/gate iv) Power dissipation/unit area.
8
b) Determine the substrate doping scaling factor for devices working at low voltages.
4
c) What is sub-threshold current ? Explain the effect of sub-threshold current on scaling.
3
10. a) Explain the terms controllability, observability and fault coverage. b) Explain the scan path method of testing sequential circuits. 11. Write short notes on any three : a) Latch up in CMOS circuits b) Construction and working of a pMOS enhancement transistor c) CMOS inverter delay estimation d) Fabrication of CMOS inverter using p-well process e) Important ground rules for a successful design. ———————
drain regions and a polysilicon gate over a thin layer of silicon. dioxide (SiO2, also called gate oxide). n+ and p+ diffusion. regions indicate heavily doped n-type ...
(b) Design a CMOS Master Slave D flip- flop and describe its operation. (c) What do you mean by DCVSL Design? Design XOR/XNOR using DCVSL. . 7. (a) What do you mean by VHDL? What do you mean by âEntityâ and âArchitectureâ in a VHDL? (b) Discu
Value Education, Human Rights and Legislative Procedures. 2. Environmental Studies. 3. Energy Studies. 4. Disaster Management. 5. Knowledge Management.
to build more accurate hardware branch prediction algorithms. ...... processor buffers these uncommitted stores near the L0 caches, but the size of these buffers ...
possible due to good digital system design and modeling techniques. 1.2 ..... to them. Verilog as an HDL was introduced by Cadence Design Systems; they.
company, and entertainment and laughter through these past four years. .... of instruction wakeup and scheduling, which are at the heart of a superscalar core. ..... transistor sizings, laid out the circuits with CAD software, and simulated the ...
cross the large execution core and access the level one data cache significantly ... diction fusion, that is, the predictions from all predictors are combined together ...
(Live Project). (A Corporate Partner .... Visvesvaraya Regional College of Engineering (1976) o Experience: .... UNIVERSITIES IN USA, CANADA & GERMANY.
and the ANSI X9.17 standards. ... DES, Triple DES and ANSI X 9.17 Standards .... last procedure is needed to update the value of register V for security reasons.
bBrazilian School of Public Administration, EBAP=FGV, Praia Botafogo 190=426, Rio ... design, joining practitioners from both computer science and operations ...
